Skip to content
View GehadSalemFekry's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report GehadSalemFekry

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
GehadSalemFekry/README.md

Hi πŸ‘‹, I'm Gehad Salem

A passionate Software Engineer from Egypt


About Me πŸ“Œ

  • πŸ‘‹ I'm master's student studying Quantum Science and Technology, and my bachelor's was in Computer Science and Mathematics
  • πŸ’» I worked as a Product Security Engineer at noon
  • πŸ”­ I have 2+ year of experience working as a Software Engineer
  • πŸ’β€β™‚οΈ I also worked as a Teacher Assistant at The American University in Cairo
  • 🌱 I'm currently improving myself in Competitive Programming and Quantum Computing
  • ⚑ Fun fact: I LOVE to play piano 🎹

Quick Overview πŸ“ˆ

GehadSalemFekry's Rating

footer

Popular repositories Loading

  1. Tom-And-Jerry-Game Tom-And-Jerry-Game Public

    A game using C++ and QT creator for the Data structures course (CS2)

    C++ 1 2

  2. RISCV-Simulator RISCV-Simulator Public

    A RISC-V RV32I Assembly simulator implemented using C++ for the main 40 instructions of the RISC-V language.

    C++ 1

  3. Cache-Simulator Cache-Simulator Public

    A Cache simulator implemented using C++ to help simulating how the CPU access data from the cache and how the cache deal with this and communicate with the memory when needed.

    C++ 1

  4. Digtal-Clock-Alarm Digtal-Clock-Alarm Public

    Forked from MohamedSherifNoureldin/VerilogAlarmClock

    A Digital Clock/Alarm System implemented using Verilog. The project was created using Vivado software and implemented on the Basys 3 FPGA board. This project was created for the Digital Desgin I Co…

    Verilog 1 1

  5. RISC-V-Processor RISC-V-Processor Public

    Forked from QEDady/RISC-V-Processor

    Verilog 1

  6. qrng qrng Public

    Jupyter Notebook 1