Skip to content
View Meghanatedla's full-sized avatar
  • Hyderabad

Block or report Meghanatedla

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 4x4_Multiplier 4x4_Multiplier Public

    4-bit Multiplier - HDL desgin in Verilog, NG-SPICE for circuit design and MAGIC for layouts

    Raku 1

  2. LLM-ComponentGen LLM-ComponentGen Public

    Jupyter Notebook 1

  3. Exploratory_Analysis_of_Indian_District_Courts_Data Exploratory_Analysis_of_Indian_District_Courts_Data Public

    Exploratory analysis of a database comprising approximately 80 million Indian district court records.

    Jupyter Notebook

  4. Y86-64_Processor Y86-64_Processor Public

    A Y86-64 processor implemented using Verilog

    Verilog

  5. 2-Wheeler-Safety_Data-Logger 2-Wheeler-Safety_Data-Logger Public

    IoT-based solution that aims to enhance road safety by utilizing sensors and Arduino for data logging and analysis of angular velocity, acceleration, and GPS tracking of a 2 wheeler vehicle.

    C++

  6. Bias-Variance_Tradeoff Bias-Variance_Tradeoff Public

    A linear regression model implemented using the Python library scikit-learn.

    Jupyter Notebook