Skip to content
View yatisht's full-sized avatar

Block or report yatisht

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Tools for analysis of sequence divergence

Python 15 4 Updated Aug 18, 2026
JavaScript 2 Updated Apr 21, 2026

Improving the resolution of metagenomic analysis using WEPP

Python 7 Updated Aug 19, 2026

Distance-based Phylogenetic Placer

C++ 23 2 Updated Jul 13, 2026

Easily build an UShER tree of genomes for any virus in RefSeq/GenBank

Python 10 2 Updated Jun 22, 2026
JavaScript 2 Updated Feb 3, 2026

Wastewater-Based Epidemiology using Phylogenetic Placements

C++ 17 2 Updated Aug 20, 2026

High throughput tool for tall and wide multiple sequence alignment.

C++ 31 1 Updated Aug 9, 2026

HLS-based framework to accelerate the implementation of 2-D DP kernels on FPGA

C++ 15 2 Updated Mar 26, 2026

Pangenome Mutation-Annotated Networks

C++ 45 8 Updated Jul 14, 2026

Tool for fully-automated inference of species trees from raw genome assemblies

Cuda 50 5 Updated Aug 14, 2026
C 15 2 Updated Aug 16, 2025

Lecture on viral phylodynamics

HTML 11 2 Updated Oct 28, 2021

SARS-CoV-2 Recombination Viewer and Tracker

JavaScript 7 1 Updated Nov 3, 2025

A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.

C++ 343 60 Updated Jan 20, 2025

Depth-weighted De-Mixing

HTML 134 37 Updated Aug 23, 2026
Jupyter Notebook 35 11 Updated Sep 10, 2024

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 3,009 992 Updated Aug 23, 2026

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Python 3,666 482 Updated Jul 21, 2026

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly 3,073 1,002 Updated Aug 23, 2026

Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

SystemVerilog 2,023 791 Updated Aug 20, 2026

RTL implementation of Flex-DPE.

Verilog 117 33 Updated Feb 22, 2020